







UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/542,189	04/04/2000	Gordon Taylor Davis	RAL9-2000-0008-US1	5890
25299	7590 02/11/2003			
IBM CORP		EXAMINER		
PO BOX 121 DEPT 9CCA	195 ., BLDG 002	HUISMAN, DAVID J		
RESEARCH TRIANGLE PARK, NC 2770		C 27709	ART UNIT	PAPER NUMBER
			2183	
			DATE MAIL ED: 02/11/2003	1

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.		Applicant(s)	
	09/542,189	DAVIS ET AL.	0
	Examiner	Art Unit	
	David J. Huisman	2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**Period for Reply** 

## A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed
- after SIX (6) MONTHS from the mailing date of this communication.

  If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.

  If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.

- Any earne	re to reply within the set or extended period for reply received by the Office later than three mo ed patent term adjustment. See 37 CFR 1.704(	nths after the ma	atute, cause the applications date of this com	munication, even if timely filed, may reduce any		
Status						
1)⊠	Responsive to communication(					
2a) <u></u> □	This action is FINAL.	,—	This action is			
3)□	closed in accordance with the	lition for allo practice und	owance except ler <i>Ex parte Qu</i>	for formal matters, prosecution as to the merits is rayle, 1935 C.D. 11, 453 O.G. 213.		
·	ion of Claims					
4)⊠	Claim(s) <u>1-30</u> is/are pending in					
	4a) Of the above claim(s)	is/are witho	drawn from con	sideration.		
5)	5) Claim(s) is/are allowed.					
6)⊠	s)⊠ Claim(s) <u>1-30</u> is/are rejected.					
7)⊠	7)⊠ Claim(s) <u>1,6,11,24,28 and 30</u> is/are objected to.					
8)□	Claim(s) are subject to re	striction and	d/or election re	quirement.		
Applicat	ion Papers					
<i>'</i> —	The specification is objected to b					
10)⊠	The drawing(s) filed on <u>04 April 2</u>	<u>000</u> is/are:	a) accepted o	or b)⊠ objected to by the Examiner.		
	• • • • • • • • • • • • • • • • • • • •	-	= ' '	be held in abeyance. See 37 CFR 1.85(a).		
11)	The proposed drawing correction	filed on	is: a)□ ap	proved b)☐ disapproved by the Examiner.		
	If approved, corrected drawings a	e required in	reply to this Off	ce action.		
12)	The oath or declaration is objected	ed to by the	Examiner.			
Priority (	under 35 U.S.C. §§ 119 and 120					
13)□	Acknowledgment is made of a c	laim for fore	eign priority und	der 35 U.S.C. § 119(a)-(d) or (f).		
a)	☐ All b)☐ Some * c)☐ None	of:				
	1. Certified copies of the price	ority docum	ents have beer	received.		
	2. Certified copies of the price	ority docum	ents have beer	received in Application No		
	3. Copies of the certified copapplication from the Ir			nts have been received in this National Stage		
* (	See the attached detailed Office					
14) 🗌 /	Acknowledgment is made of a cla	im for dome	estic priority un	der 35 U.S.C. § 119(e) (to a provisional application).		
	<ul> <li>a)           The translation of the foreig</li> <li>Acknowledgment is made of a classifier</li> </ul>		•	olication has been received. Ider 35 U.S.C. §§ 120 and/or 121.		
Attachmen	nt(s)					
2) Notic	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Revi mation Disclosure Statement(s) (PTO-14			4) Interview Summary (PTO-413) Paper No(s) 5) Notice of Informal Patent Application (PTO-152) 6) Other:		

#### **DETAILED ACTION**

1. Claims 1-30 have been examined.

#### Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: #3. Signed Declaration and Fee as received on 6/19/2000, #4. IDS as received on 6/16/2000, #5. Change of Address as received on 7/19/2002.

## Specification

- 3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.
- 4. The disclosure is objected to because of the following informalities: In the "Cross-Reference to Related Patent Applications" section on page 1 of the specification, please fill in the serial number or patent number of the related application (in line 3). Also, please remove the attorney docket number of the application in line 4. Finally, please insert the filing date of the related application in line 5.

Appropriate correction is required.

### **Drawings**

5. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.

#### Claim Objections

- 6. Claims 1, 6, and 11 are objected to because of the following informalities: Please replace all occurrences of "queueing" to --queuing--. Appropriate correction is required.
- 7. Claim 24 is objected to because of the following informalities: Please insert a ";" after the word "thread" in line 6 of claim 24. Also, please insert the word --storage-- after "shared remote" in line 9 of claim 24.
- 8. Claim 28 is objected to because of the following informalities: Please insert the word --the-- before the word "FIFO" in line 2 of claim 28.
- 9. Claim 30 is objected to because of the following informalities: Please change the word "packet" to --thread-- in steps (c), (e), and (f).

## Claim Rejections - 35 USC § 102

10. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

11. Claims 27, 29, and 30 are rejected under 35 U.S.C. 102(e) as being anticipated by Joy et al., U.S. Patent No. 6,341,347 B1 (herein referred to as Joy).

- 12. Referring to claim 27, Joy has taught a thread execution control useful for the efficient execution of independent threads in a processor comprising:
- a) a priority FIFO. See column 4, lines 17-22. Note that the threads are buffered with respect to their priority. Also, see column 4, lines 20-22. The highest-priority thread that is awaiting processing will be selected for execution.
- b) a plurality of thread control state machines, one for each thread. See Fig.3, components 310 and 312.
- c) an arbiter for determining the thread execution priority among multiple threads. See column 4, lines 17-27.
- Referring to claim 27, Joy has taught a thread execution control as described in claim 27. Joy has further taught that the arbiter controls the priority of execution of multiple independent threads based on the Boolean expression recited in claim 29 comprising:
- a) determining whether a request R is active or inactive. From Fig.2B and column 6, lines 59-66, it can be seen that when all threads are stalled, there are no requests for execution and hence an idle processor (as denoted by reference number 240). If a thread's stall event has completed, then it is ready for execution, and it will request and make itself available for execution.

  Otherwise, it would continue to stall.
- b) determining the priority of the threads. See column 4, lines 20-25.
- c) matching the request R with the corresponding thread P. The processor will inherently determine what thread is requesting execution. For example, if three of four threads are not

stalled (requesting execution control), the processor must know what three threads are available for execution. Otherwise, in this example, the fourth thread, although not available for execution, may be matched with a request for execution from another thread, which is a violation.

- d) granting a request for execution if the request is active and if the corresponding thread P has the highest priority. Again, a thread with a recently completed stall event will inherently request execution control. From the group of threads that are not stalled (requesting execution), the one with the highest priority will be chosen.
- 14. Referring to claim 30, Joy has taught a thread execution control as described in claim 27. Joy has further taught that the thread state control comprises control logic to:
- a) dispatch a packet to a thread. It is inherent that if a thread is to execute, then it must have received some form of work to do.
- b) move the thread from the initialize state to a ready state. It is inherent that after a thread has been initialized, it will be ready to execute.
- c) request execution cycles for the thread. See Fig.2B and note that all threads that are executed have previously requested to be executed (hence, the insertion into the priority queue).
- d) move the thread to the execute state upon grant by the arbiter of an execution cycle. See column 4, lines 17-27, and note that the arbiter will select the thread with the highest priority.
- e) continue to request execution cycles while the thread is queued in the execute state. From
- Fig.2B, as long as the thread has not completed, it will continue to request to be executed.
- f) return the packet to the initialize state if there is no latency event, or send the packet to the wait state upon occurrence of a latency event. Again, from Fig.2B, it can be seen that if a

latency even occurs, then the corresponding thread will be preempted by the next thread and the stalled thread will wait until its stall event is complete before it can be considered for execution again. If there is no latency event, and the thread finishes, the thread no longer needs to execute or wait, nor is it ready to execute, since work has not been assigned to it. Therefore, it is inherent that it should be returned to the initialization state for future execution preparation.

For applicant's benefit, this process is also shown in Fig.4 of Horvitz, U.S. Patent No. 5,752,031, which is used in succeeding rejections.

## Claim Rejections - 35 USC § 103

- 15. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 16. Claims 1-7, 9-17, and 19-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joy in view of Callon et al., U.S. Patent No. 5,251,205 (herein referred to as Callon).
- 17. Referring to claim 1, Joy has taught a use of multiple threads including the steps of:
  a) providing multiple instruction execution threads as independent processes in a sequential time frame. See Fig.2B and column 6, lines 59-66.
- b) queuing the multiple execution threads. See column 4, lines 17-22. Note that the threads are buffered with respect to their priority. Also, although Joy has taught that the multiple execution threads have overlapping access to system resources (i.e. pipelined, see column 2, lines 44-47), Joy has not explicitly taught that the multiple execution threads have overlapping access to

accessible data available in a tree search structure. However, Callon has taught the well-known concept that router information is represented and accessed via tree search structure. See Fig. 1A. It should be noted that such a tree structure is immaterial to the claimed inventive concept of thread switching and that the particulars of this structure in its claimed form have no effect on the operation of such a thread-switching system.

- c) executing a first thread in the queue. See column 4, lines 20-22. The highest-priority thread that is awaiting processing will be selected for execution.
- d) transferring control of the execution to the next thread in the queue upon the occurrence of an event that causes execution of the first thread to stall. See Fig.2B and column 6, lines 59-66.

In summation, it should be realized that the claimed inventive concept of claim 1, namely transferring execution control from a stalled thread to one of a group of queued threads, has indeed been anticipated by Joy. It is noted by the examiner that Joy does not teach the tree search structure. However, this structure has no effect on the inventive concept and is not given patentable weight in its claimed form. In addition, implementing tree data structures is well known in the art (as shown by Callon). A person of ordinary skill in the art would have recognized that by using a tree structure, inserting, deleting, and searching for data becomes more efficient in that these tasks can be performed in logarithmic time. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the system of Joy to incorporate a tree data structure in order to achieve more efficient data operations.

- 18. Referring to claim 2, Joy in view of Callon has taught a use of multiple threads as described in claim 1. Joy has further taught that the control of the execution is temporarily transferred to the next thread when execution stalls due to a short latency event, and the control is returned to the original thread when the event is completed. See column 2, lines 1-3, column 4, lines 20-22, column 6, lines 59-66, and Fig.2B. Note that on a cache miss, execution control is transferred to the next highest priority thread that is waiting idle. Further note that the cache miss can be considered a short latency event since the applicant has failed to define what constitutes a short latency event. Finally, from Fig.2B, it can be seen that control is returned to the original thread after it is done stalling. Again, the claim's broad language allows for anticipation by Joy since the stall event has been completed by the time the original thread regains execution control. Also, from another viewpoint, if the original thread had highest priority in Joy's system, and if the stall event for that original thread were completed by the time the next thread encountered a stall event, then the original thread would regain control from the next thread.
- 19. Referring to claim 3, Joy in view of Callon has taught a use of multiple threads as described in claim 2. Joy has further taught that a processor instruction is encoded to select a short latency event. Recall that Joy has taught thread-switching when a cache-miss occurs. See column 2, lines 2-30. It is inherent that such a short latency event (i.e. a cache miss) would result from trying to load data that is not in the cache, for example. Therefore, load instructions which are encoded in such a way that the processor knows to access cache, would actually select a short latency event upon a cache miss.

- 20. Referring to claim 4, Joy in view of Callon has taught a use of multiple threads as described in claim 1. Joy has further taught that full control of the execution is transferred to the next thread when execution of the first thread stalls due to a long latency event. See column 2, lines 1-3, column 4, lines 20-22, column 6, lines 59-66, and Fig.2B. Note that on a cache miss, execution control is transferred to the next highest priority thread that is waiting idle. Further note that the cache miss can be considered a long latency event since the applicant has failed to define what constitutes a long latency event. Also, the cache miss would result in an access to some slower form of memory (another cache, main memory, disk), which would also be considered long latency events. Note from Fig.2B and column 6, lines 59-66, that control is given to the next thread until it encounters a stall event and the original stall event has been completed.
- 21. Referring to claim 5, Joy in view of Callon has taught a use of multiple threads as described in claim 4. Joy has further taught that a processor instruction is encoded to select a long latency event. Recall that Joy has taught thread-switching when a cache-miss occurs. See column 2, lines 2-30. It is inherent that such a long latency event (i.e. a cache miss and ultimately a slower memory access) would result from trying to load data that is not in the cache, for example. Therefore, load instructions which are encoded in such a way that the processor knows to access cache, would actually select a long latency event upon a cache miss.
- 22. Referring to claim 6, Joy in view of Callon has taught a use of multiple threads as described in claim 1. Joy has further taught queuing the threads to provide rapid distribution of access to shared memory. See Fig.3, components 330 and 320, and column 9, lines 1-5, and lines 36-40.

- 23. Referring to claim 7, Joy in view of Callon has taught a use of multiple threads as described in claim 1. Joy has further taught that the threads have overlapping access to shared remote storage via a pipelined coprocessor by operating within different phases of a pipeline of the coprocessor. See Fig.9 and column 19, lines 6-58. Note that the second processor (coprocessor) is pipelined. Further note that the co-processor threads have overlapping access to main memory via MIU 928 as well as to all caches.
- 24. Referring to claim 9, Joy in view of Callon has taught a use of multiple threads as described in claim 1. Joy has further taught that the threads are used with zero overhead to switch execution from one thread to the next. See column 6, lines 34-36, and note that the replication of registers for each thread would result in zero switching overhead, as discussed in column 4, lines 12-16.
- 25. Referring to claim 10, Joy in view of Callon has taught a use of multiple threads as described in claim 9. Joy has further taught that each thread is given access to general purpose registers and local data storage to enable switching with zero overhead. See column 6, lines 34-36, column 4, lines 12-16, and column 8, lines 59-67. Note that the registers are replicated for each thread and each thread is also given its own load and store buffers to hold any pending data coming from or going to memory. Furthermore, from Fig.7A, it can be seen that the data cache is divided into separate parts for each thread.
- 26. Referring to claim 11, it has been noted by the examiner that claim 11 claims a processor that uses multiple threads as described in claim 1. Therefore, claim 11 is rejected for the same reasons set forth in the rejection of claim 1.

- 27. Referring to claim 12, Joy in view of Callon has taught a processing system as described in claim 11. Furthermore, claim 12 is rejected for the same reasons set forth in the rejection of claim 2.
- 28. Referring to claim 13, Joy in view of Callon has taught a processing system as described in claim 11. Furthermore, claim 13 is rejected for the same reasons set forth in the rejection of claim 3.
- 29. Referring to claim 14, Joy in view of Callon has taught a processing system as described in claim 11. Furthermore, claim 14 is rejected for the same reasons set forth in the rejection of claim 4.
- 30. Referring to claim 15, Joy in view of Callon has taught a processing system as described in claim 14. Furthermore, claim 15 is rejected for the same reasons set forth in the rejection of claim 5.
- Referring to claim 16, Joy in view of Callon has taught a processing system as described in claim 11. Furthermore, claim 16 is rejected for the same reasons set forth in the rejection of claim 6.
- Referring to claim 17, Joy in view of Callon has taught a processing system as described in claim 16. Furthermore, claim 17 is rejected for the same reasons set forth in the rejection of claim 7.
- Referring to claim 19, Joy in view of Callon has taught a processing system as described in claim 11. Furthermore, claim 19 is rejected for the same reasons set forth in the rejection of claim 9.

- Referring to claim 20, Joy in view of Callon has taught a processing system as described 34. in claim 19. Furthermore, claim 20 is rejected for the same reasons set forth in the rejection of claim 10.
- Referring to claim 21, Joy in view of Callon has taught a processing system as described 35. in claim 20. Joy has further taught that the local data storage is made available to the processor by providing one address bit under the control of the thread execution control logic and by providing the remaining address bits under the control of the processor. Regarding the data storage (as shown in Fig. 8), Joy has taught that the cache is segregated into a first thread's portion and a second thread's portion. Fig. 8 also shows the addressing format for accessing the data cache. Note that index field 812 (split into 823 and 824) includes one bit specified by the thread ID (TID), which is an identification tag unique to each thread. See column 3, lines 52-55. This thread ID, when implemented as part of the index field, provides addresses that are only accessible by the thread associated with the corresponding thread ID. The remaining bits are part of a virtual address which is supplied by the processor's load/store units. See column 8, lines 59-67. In addition, recall that there are separate registers for each thread (see column 6, lines 34-36). In Fig. 13 and column 27, lines 32-37, Joy has disclosed that each plane (register window) 1310 represents a separate group of registers within a 3-dimensional register file. There is a oneto-one mapping of register windows to threads, and consequently, thread-switching also results in register window switching so that each thread has its own set of registers. Selecting a window is performed by changing the window pointer. As described in a similar fashion above, it would have been obvious to use the thread ID or a subset of the thread ID to specify which register set will be active at a given time.

- Referring to claim 22, Joy in view of Callon has taught a processing system as described in claim 20. Joy has further taught that the processor is capable of simultaneously addressing multiple register arrays, and the thread execution control logic includes a selector to select which array will be delivered to the processor for a given thread. See Fig. 13. Recall from the rejection of claim 21, that each plane 1310 represents an array of registers (register file). From Fig. 13, it can be seen that the register index is decoded such that register N is selected from among each of the arrays. However, the current window pointer 1312 is decoded such that register N from the third window will be selected. Therefore, the current window pointer acts as a selector in that it selects a register window for use by the thread.
- 37. Referring to claim 23, Joy in view of Callon has taught a processing system as described in claim 20. Joy has further taught that the local data storage is fully addressable by the processor, an index register is contained within the register array, and the thread execution control has no address control over the local data storage or the register arrays. See Fig.8 and note the 64-bit indexing format, which, as known in the art, could be stored in one of the 64-bit registers (for indirect addressing purposes) in register file 1300 (Fig.13). One embodiment, as described in the rejection of claim 21, has part of the index field including a thread ID, which is provided based on the currently executing thread. However, according to column 18, lines 21-38, this thread ID tagging can be disabled in cases where native threads and lightweight processes are sharing the same virtual address space while being executed. This allows for a non-segregated cache, which would eliminate the under-utilization of resources resulting from certain threads.

Application/Control Numer: 09/542,189

Art Unit: 2183

38. Claims 8 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joy in view of Callon in view of Parady, U.S. Patent No. 5,933,627, and further in view of Horvitz, U.S. Patent No. 6,067,565.

- 39. Referring to claim 8, Joy in view of Callon has taught a use of multiple threads as described in claim 1.
- a) Joy in view of Callon has not explicitly taught providing a separate instruction pre-fetch buffer for each execution thread. However, Parady has taught the concept of providing separate prefetch buffers for each execution thread. See column 5, lines 6-10. Parady has further disclosed that upon a thread switch, the stream of instructions in one of the instruction buffers will simply pick up where it left off. See column 3, lines 51-56. This would eliminate having to flush a single instruction buffer (if only one buffer were used to store instructions for all of the threads) and refilling it with the correct thread's instructions. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide a prefetch buffer for each thread.
- b) Joy in view of Callon in view of Parady has taught providing separate prefetch buffers for each execution thread. Joy in view of Callon in view of Parady has not explicitly taught collecting instructions in a prefetch buffer for its execution thread when the thread is idle and when the instruction bandwidth is not being fully utilized. However, Horvitz has taught the concept of prefetching data during periods of low processing activity or idle processing time. A person of ordinary skill in the art would have recognized that prefetching when the processor is not fully utilized would increase the efficiency of the system. The processor would spend less time in an idle state and the prefetched data would be available ahead of time, resulting in

quicker execution for the particular process (thread) using the prefetched data. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to collect instructions in a prefetch buffer for its execution thread when the thread is idle and when the instruction bandwidth is not being fully utilized.

- 40. Claims 24 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joy in view of Parady.
- 41. Referring to claim 24, Joy has taught a processor configuration comprising:
- a) a CPU with multiple threads. See Fig.2B and Fig.2C.
- b) an array of general purpose registers, said array communicating with the CPU. See column 6, lines 34-36.
- c) a local data storage including separate storage space for each thread. See Fig.7A and note that the data cache is divided into separate parts for each thread.
- d) a thread execution control for the general register array and the local data storage. As discussed in parts (b) and (c) above, each thread has its own register set as well as its own portion of data cache. Therefore, when threads are switched, it is inherent that some type of thread execution control is used to control access to certain parts of cache and certain register files so that one thread does not interfere with another thread's resources.
- e) a first coprocessor connecting the CPU to a local data storage. See Fig.9 and note that coprocessor 902 connects the CPU 904 to a local data storage 920.
- f) a shared remote storage. See Fig.9 and column 19, lines 6-58. Note that the processor(s) have access to external memory via memory interface unit (MIU) 928.

g) a pipelined coprocessor connecting the shared remote storage and the CPU. See Fig.9 and note that coprocessor 902 connects processor 904 and the shared remote storage via bus 926. h) an instruction memory. See Fig.3, component 330. Joy has not explicitly taught a separate prefetch queue for each thread between the instruction memory and the CPU. However, Parady has taught has taught the concept of providing separate prefetch buffers for each execution thread. See column 5, lines 6-10. Parady has further disclosed that upon a thread switch, the stream of instructions in one of the instruction buffers will simply pick up where it left off. See column 3, lines 51-56. This would eliminate having to flush a single instruction buffer (if only one buffer were used to store instructions for all of the threads) and refilling it with the correct thread's instructions. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide a prefetch buffer for each thread.

- 42. Referring to claim 25, Joy in view of Parady has taught a processor configuration as described in claim 24. Joy has further taught that the thread execution control includes:

  a) a priority FIFO. See column 4, lines 17-22. Note that the threads are buffered with respect to their priority. Also, see column 4, lines 20-22. The highest-priority thread that is awaiting processing will be selected for execution.
- b) a plurality of thread control state machines, one for each execution thread. See Fig.3, components 310 and 312.
- c) an arbiter. See column 4, lines 17-27.

Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over Joy in view of Parady in view of Lee et al., U.S. Patent No. 5,404,560 (herein referred to as Lee), and further in view of Horvitz.

## 44. Referring to claim 26:

- a) Joy has not explicitly taught associating each thread with a prefetch buffer. However, Parady has taught the concept of providing separate prefetch buffers for each execution thread. See column 5, lines 6-10. Parady has further disclosed that upon a thread switch, the stream of instructions in one of the instruction buffers will simply pick up where it left off. See column 3, lines 51-56. This would eliminate having to flush a single instruction buffer (if only one buffer were used to store instructions for all of the threads) and refilling it with the correct thread's instructions. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide a prefetch buffer for each thread.
- b) Joy in view of Parady has not explicitly taught determining whether a buffer associated with an execution thread is full. However, Lee has taught such a concept. See column 13, lines 52-58. A person of ordinary skill in the art would have recognized that the buffer should be checked to see if it is full. By doing this, the processor can determine when it should stop fetching instructions to fill the buffer. If the processor did not check to see if the buffer was full, then instructions would continue to be fetched and since no room is available for storage in the prefetch buffer, another instruction would have to be overwritten. Therefore, in order to ensure that buffered instructions are not overwritten, it would have been obvious to one of ordinary skill in the art at the time of the invention to determine whether a buffer associated with an execution thread is full.

c) Joy in view of Parady and further in view of Lee has not explicitly taught determining whether the thread associated with the buffer is active. However, as discussed in part (a) above, Parady has taught that upon a thread switch, the stream of instructions in one of the instruction buffers will simply pick up where it left off. See column 3, lines 51-56. Therefore, the system of Parady inherently determines whether the thread associated with the buffer is active. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to determine whether the thread associated with the buffer is active.

- d) Joy in view of Parady and further in view of Lee has not explicitly taught that during periods that the buffer is not being used by an active execution thread, enabling the buffer to prefetch instructions for the execution thread. However, Horvitz has taught the concept of prefetching data during periods of low processing activity or idle processing time. A person of ordinary skill in the art would have recognized that prefetching when the processor is not fully utilized would increase the efficiency of the system. The processor would spend less time in an idle state and the prefetched data would be available ahead of time, resulting in quicker execution for the particular process (thread) using the prefetched data. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to collect instructions in a prefetch buffer for its execution thread when the thread is idle and when the instruction bandwidth is not being fully utilized.
- 45. Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Joy in view of Nikhil et al., U.S. Patent No. 5,499,349 (herein referred to as Nikhil).
- 46. Referring to claim 28, Joy has taught a thread execution control as described in claim 27.

a) Joy has implicitly taught means for loading a thread number into the FIFO when a packet is dispatched to the processor. Recall from column 4, lines 20-25, that a single thread from a group of buffered threads is chosen, based on priority, to be the next thread to execute. In order for a processor to select a thread from among the waiting threads, there must be a means for loading each thread into the buffer when the thread is assigned work to do. It is inherent that the thread number must be enqueued so that the processor can choose the correct thread and schedule it when necessary. If the thread number was not inserted into the scheduler, then it would not be available for scheduling

- b) Joy has also implicitly taught means for unloading a thread number from the FIFO when a packet has been enqueued for transmission. When a thread has completed, it would inherently be removed from the queue, signifying that it no longer needs to be executed.
- c) Joy has not explicitly taught a sole priority scheme. Instead, Joy has suggested that different priority schemes may be used when dealing with the scheduling of threads. See column 4, lines 20-25. Furthermore, Nikhil has taught a standard FIFO priority scheme such that the first thread buffered is the first thread scheduled, as is known in the art. See column 1, lines 51-55. A person of ordinary skill in the art would have recognized that if a thread stalls in Joy's system, the next thread to be executed would be at the front of the queue (i.e. highest priority). In a FIFO, enqueuing a stalling thread would result in the thread being placed at the back of the queue behind every other thread (i.e. lowest priority). This is the nature of a FIFO. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to implement a FIFO thread scheduling scheme in Joy's system, wherein when a long latency event occurs, a thread number is transferred from highest priority to lowest priority in the FIFO.

d) As described in part (c), it would have been obvious to implement a FIFO thread scheduling algorithm in Joy's system. It would then follow, due to the nature of the FIFO, that the thread outlets of the FIFO used to determine priority depending on the length of time a thread has been in FIFO. For instance, in a FIFO, the highest priority thread would be the thread at the front, which would also be the thread that has been waiting the longest (since new threads are added in the back).

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).

Gottlieb et al., U.S. Patent No. 6,016,542, has taught detecting long latency pipeline stalls for thread switching. More specifically, a thread is switched when a cache miss occurs, and an instruction dependent on that cache data is issued.

Zolnowsky, U.S. Patent No. 5,826,081, has taught a real time thread dispatcher for multiprocessor applications.

48. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (703) 305-7811. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

DJH David J. Huisman February 5, 2003

EDDIE CHAN